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1111 1 0000 
1110 2 0001 
1101 3 0010 
1100 4 0011 
1011 5 0100 
1010 6 0101 
1001 7 0110 
1000 8 0111 
0111 9 1000 
0110 10 1001 
0101 11 1010 
0100 12 1011 
0011 13 1100 
0010 14 1101 
0001 15 1110 
0000 16 1111
FIGURE 2 
The problem: To design a compact, stable fre-
quency divider that will provide 16 output states from 
only 4 input circuits. The output must be free of spuri-
ous pulses related to triggering and resetting of the 
binaries. 
The solution: A system of integrated circuits that 
count the number of input pulses and provide a posi-
tive-going output pulse for a selected number of in-
puts. 
How it's done: The divider consists of 4 main cir-
cuits: a pulse stretching circuit, a counter, a set of 
gates, and a sensing circuit. The pulse stretching cir-
cuit makes the negative going transient of the comple-
ment of clock pulse occur at a later time than the 
positive going transient of the clock pulse. Thus the 
counter is reset to zero before the completion of a 
given number of states, determined by the amount of 
stretching of the complement of clock pulse. This pre-
vents spurious pulses that might occur at the output of
the binaries due to trying to trigger the binaries to the 
next state and reset them to zero at the same time. The 
counter functions as any binary counter and the gates 
combine any selected combination of binary outputs 
with the clock pulse to trigger the sensing circuit, 
which is essentially a one-shot monostable multivibra-
tor. The sensing circuit delays application of the reset 
pulse until the negative going transient from the gate 
occurs and also extends the duration of the reset pulse 
a sufficient time to insure that all binaries are reset to 
zero. Figure 2 illustrates the mode of system opera-
tion. If the input is made 1111, Xj, X2, X3, and X4 all 
remain at zero. If an input corresponding to a larger 
number of output states is selected, the output states 
will occur in order as illustrated. For example, if the 
input corresponding to 10 states is selected and the de-
vice set to zero, the output will proceed to 1001, reset 
to 0000 and then count to 1001 again. This will be re-
peated until the input is changed.
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Notes: 
1. Only 4 inputs are required for a 16-state system 
instead of 7 as in previous devices. 
2. The input is binary coded. When the unit is set to 
zero and allowed to count to a given output state, 
the output states also occur in ascending order in a 
binary code. 
3. For any change of one in the input, the number of 
output states is only changed by one.
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